Control Transfer (Flow) Instructions	Destination Address in CTIs
Control transfer instructions (CTIs) may cause next instruction to be fetched from somewhere other than PC + 4 (assuming 4-byte instructions).	Any addressing mode <i>could</i> be used for destination. Several are common:
(Called control flow instructions in book.) Names used for CTIs vary by architecture. Names used below are common, if not standard.	<ul> <li>Absolute         Destination address is an immediate.     </li> <li>Best for procedure calls        because destination can be far away.     </li> </ul>
Four Types: • Jump:	• <i>PC-Relative</i> Destination is immediate added to program counter.
Unconditional control transfer. Accounts for 6% of CTIs in test code.	Good for conditional branches because destination usually close by and so small immediates suffice.
<ul> <li>Branch: Conditional control transfer.</li> <li>Accounts for 81% of CTIs in test code.</li> </ul>	• Register Indirect Destination in register.
• Call: Unconditional control transfer, PC, etc. saved. With returns, accounts for 13% of CTIs in test code.	<ul> <li>Useful for ISAs in which immediates smaller than addresses</li> <li>Displacement Destination is sum of two registers.</li> <li>Useful for C suitch and similar statements</li> </ul>
• Return: Unconditional control transfer, PC, etc. from most recent call restored	Oserui foi O Switch and sinnar statements.

04-1	EE 4720 Lecture Transparency. Formatted 15:47, 2 February 1997 from Isli04.	04-1	04-2	EE 4720 Lecture Transparency. Formatted 15:47, 2 February 1997 from 1sli04.	04-2

04-3	04-3	04-4	04-4
Branch Conditions		Procedure Call and Return	
Branch condition used for branch instructions.		Procedures (A.k.a., subroutines, functions.)	
How branch condition determined:		Fundamental part of every nontrivial program.	
• Test value of general-purpose register (GPR).		Requires careful support in ISA.	
• Test value of special-purpose condition code register (CC	CR).	Mandatory ISA Support	
• Condition based on outcome of last arithmetic operation	l.	Call instruction saves PC in special register.	
$\bullet$ Comparison specified in branch instruction.		Return restores saved PC.	
Note: test value means test if value is zero which is much faster than test if value greater than con		Additional Support, Provided by ISA or Software $(ABI)$ .	
	istant.	Save and restore registers.	
Factors		Prepare stack frame of called procedure.	
Compact code, programmer convenience:		Application Binary Interface (ABI)	
$\Rightarrow$ Comparison in branch instruction.		Rules for writing machine language programs	
Fast implementation:		Mare restrictive then ISA	
Determine condition several instructions before branch.		but not enforced by hardware.	
$\Rightarrow$ Test GPR. (But may "waste" registers.)		Code adhering to ABI rules called <i>compliant</i> .	
$\Rightarrow$ Test CCR. (Maybe limited to one condition at a time.)		Given an ABI,	
Lowest possible cost (relevant to older technology):		any compliant procedure can call any other compliant procedure	
⇒Based on last arithmetic operation.		(if call parameter and return value types match).	
		$\Rightarrow ABI$ determines how "Additional Support" provided.	

04-3

04-6

## $\operatorname{Stack}$

Only procedure using top of stack can be running  $\ldots$ 

Local memory for procedures provided on the stack.

Each procedure invocation has own part of stack.

## Procedures and Registers.

Procedures and the Stack

... and thus can make a call.

Processor has one set of registers (usually), ...

... so register contents must be saved and restored ... ... for each procedure call and return.

If *caller-saved*, registers saved before call.

If callee-saved, registers saved after call.

Systems frequently use both.

Each thread<sup>1</sup> has own stack.

Area of memory storing data ... ... for each current procedure invocation.

For each procedure invocation stack may store:

Local variables.

<sup>1</sup> If you don't know what a thread is, ignore it.

EE 4720 Lecture Transparency. Formatted 15:47, 2 February 1997 from Isli04.

Copies of register contents, including PC; .... ... (not always up to date).

Arguments for called procedure (if any).

04-5 EE 4720 Lecture Transparency. Formatted 15:47, 2 February 1997 from Isli04. 04-5

04-7	04-7	04-8 04	-8
Procedure Call Steps		Procedure Return Steps	
For a procedure to make a call it		For a procedure to return it	
$\ldots$ must put call arguments in a predefined place, $\ldots$		$\ldots$ must have any return value in the specified place, $\ldots$	
$\ldots$ may save some or all of its registers in its part of the stack, .	4.4	$\ldots$ may restore registers used by the caller, $\ldots$	
$\dots$ must save the program counter (in a register or stack), $\dots$ $\dots$ must jump to the called procedure.		must remove the space it allocated for the stack (move the top of	
		restore the program counter to its previous value.	
The called procedure			
$\ldots$ must add space to the stack (move the top of stack up) for its use $\ldots$	sown	ne returned procedure may restore some of its registers.	

04-6

.... may save register values, ....

... and start executing its own code.

04-10

04-9		04-9	04-10		04-10
Impler	mentation of Call and Return Steps			CTI Variations	
N	Iostly Hardware		CTI	Behaviors Chosen to Speed Implementation	
	Powerful call and return instructions do most of the work.		•	Delayed Transfer	
	Call instruction saves program counter and other registers.			Control transfer occurs $d > 1$ instructions after CTI. E.g., consider execution of instruction 1 of DLX code:	
	Return instruction adjusts stack and restores registers.				
N	Iostly Software		1 . 2 #	1 1000 ! Jump to address 1000. ADD R1,R1,R1	
	Simple call and return only handle program counter.		3 # 4 #	ADD R2,R2,R2 ADD R3,R3,R3	
	Remainder done by general-purpose instructions using ABI guidelines.		5 4	NDD R4,R4,R4	
	Before call, using general-purpose instructions,			Normally, instruction 2 not executed.	
	Call instruction			when $a = 2$ instruction 2 is executed, but not 3, 4, and 5. When $d = 3$ instruction 2 and 3 are executed, but not 4 and	5
	places return address in an ABI-specified register.			when $a = 5$ mistraction 2 and 5 are exceded, but not 4 and	0.
	Called procedure, using general-purpose instructions,		•	Branch Instructions with Prediction Hints Programmer indicates whether branch is likely.	
	Procedure return is similar.			If programmer correct, execution may be faster.	
			•	Predicated Execution Non-CTI instructions that only execute if some condition tru	le.
				E.g., movg r1,r2, meaning move r1 to r2 if greater-than condition true. (Sun V9).	
04-9	EE 4720 Lecture Transparency. Formatted 15:17, 2 February 1997 from bil04.	04-9	04-10	EE 4720 Lecture Transparency, Formatted 15:47, 2 February 1997 from Isil04.	04-10
04-11		04-11	04-12		04-12
	Size and Type of Operands		$\operatorname{Com}$	mon Types with Sizes	
$\operatorname{Comm}$	non Sizes		•	Unsigned integer and integer. Byte, half word, word, doubl word.	le-
• B	Byte, char, octet. 1 byte (8 bits here).			Integers are sign-extended when moved into a larger register .	
• H	Ialf word. 2 bytes.			while unsigned integers are not.	
• V	Vord. 4 bytes.		•	Floating-point. Word, doubleword, quadword.	
<ul> <li>Doubleword. 8 bytes.</li> <li>Quadword. 16 bytes.</li> </ul>			•	Packed BCD. Word, etc.	
				Each word holds several BCD digits of a fixed-point number.	
				$E.g.,\mathrm{word}$ holds a 8-digit BCD integer.	
				Decimal fractions such as .03 exactly represented.	
				Used for financial computations, typically in Cobol programs	š.
				Used primarily in older architectures.	
			•	Packed integer, packed fixed-point. Word, double word.	
				Holds several small integer or fixed-point values.	
				Used by <i>packed operand</i> instructions which operate on easismall value in parallel.	ch

Used in newer ISA versions.  $E.g.,\,\mathrm{Sun}$  VIS and Intel MMX.

04-11

EE 4720 Lecture Transparency, Formatted 15:47, 2 February 1997 from Isli04.

04-11

04-12

## Data Types and ALU Operations

Floating point: double, 69% and word, 31%.

Integer word, 75%; halfword, 19%; and byte, 7%.

Size Tradeoffs

Data Type Usage

Integer: size of fastest integer (usually) equals address size.

 $\mathit{E.g.},$  word on a 32-bit machine, doubleword on a 64-bit machine.

On most machines a smaller integer saves space, but not time.

Floating-point: doubleword usually best choice.

Word may be faster, but can be slower ... ... when double result must be rounded to word size. How data type specified:

## In opcode. (Used in many ISAs.)

Integer multiply instruction, floating-point add.

In instruction type field. (Used in many ISAs.)

 $Tagged, \, type \ specified \ in \ data.$  (Used in a few ISAs.)

Suppose data type were word-sized,  $\ldots$ 

.... 30 bits might hold the number ....

... 2 bits would indicate what type the data was ...

... such as integer, unsigned integer, float, or string.

04-13

EE 4720 Lecture Transparency. Formatted 15:47, 2 February 1997 from isli04.

04-13

04-14

04-14

EE 4720 Lecture Transparency. Formatted 15:47, 2 February 1997 from Isli04.

04-14