Name Solution\_\_\_\_

Computer Organization EE 3755 Midterm Examination 22 March 2002, 12:40-13:30 CST

- Problem 1 \_\_\_\_\_ (15 pts)
- Problem 2 \_\_\_\_\_ (15 pts)
- Problem 3 \_\_\_\_\_ (15 pts)
- Problem 4 \_\_\_\_\_ (15 pts)
- Problem 5 \_\_\_\_\_ (40 pts)

Alias Instantiator

Exam Total \_\_\_\_\_ (100 pts)

Good Luck!

Problem 1: The incomplete module below is part of a multi-level carry-lookahead adder similar to the one in Homework 3. Add code for module outputs P and G and for connections ci0, ci1, and ci2. Outputs P and G are propagate and generate signals for higher-level adders and connections ci0, ci1, and ci2 are carry-in values for the lower-level adders.

These signals must be generated by *carry lookahead logic*. Structural or procedural code (or both) can be used. (15 pts)

Comment on submitted solutions: P and G signals must not be function of carrys! If they were CLAs would not be fast!! It defeats the whole point!!! Don't forget this!!!!

```
module adder9(sum,P,G,a,b,cin);
   input [8:0] a, b;
  input
              cin;
  output [8:0] sum;
  output
           P, G;
  wire
               ci0, ci1, ci2; // Added for solution.
  adder3 a0(sum[2:0],p0,g0,a[2:0],b[2:0],ci0);
  adder3 a1(sum[5:3],p1,g1,a[5:3],b[5:3],ci1);
  adder3 a2(sum[8:6],p2,g2,a[8:6],b[8:6],ci2);
   // Code below part of solution.
  assign ci0 = cin;
   assign ci1 = cin & p0 | g0;
  assign ci2 = cin & p0 & p1 | g0 & p1 | g1;
   assign P = p0 \& p1 \& p2;
  assign G = g0 & p1 & p2 | g1 & p2 | g2;
```

endmodule

Problem 2: Module the\_hard\_way performs a common operation the hard way. (15 pts)

```
module the_hard_way(x,a,b);
input [3:0] a, b; reg x;
output x; integer i;
always @( a or b )
begin
    x = 0;
    for(i=0; i<4; i=i+1) x = x | ( a[i] ^ b[i] );
    x = ~x;
end
```

## endmodule

(a) Show the hardware that would be synthesized for this module **without** optimization. Be sure to show module ports and registers, if any.

Hardware appears below.



(b) Which Verilog operator performs the same function as the module?

Equality (==).

Problem 3: Show the hardware that would be synthesized for the module below **without** optimization. Be sure to show the module ports and registers, if any. (15 pts)

module stuff(x,c,s,r,a,b); input [7:0] a, b; input [1:0] s; input r; output x, c; reg [7:0] x, c; always @( posedge r ) begin case( s ) 0: x = a + b; 1: x = a - b; 2: x = a & b; endcase if( a - b < a & b ) x = x + b; else c = 0;</pre>

end

## endmodule

The Verilog is in Form 2 and so edge-triggered registers are synthesized. Note the paths from the register Q outputs back in to the combinational logic. The path for c is obviously needed, the path for x is needed because the case statement does not have an item for s == 3, and so x would retain its previous value.

c = c + 1;

Pay close attention to the hardware for the if statement. Some were confused because two different variables could be modified (x and c) and some ignored the else part for x and the if part for c.



Two muxen are needed, one for x and one for c. For x, the else part (input 0 to the mux) is the same value of x used to compute x + b. For c the else is zero and the if part is the previous value (before the clock) of c, which is obtained from the c register Q output.

The multiplexor that passes a value for c, because one input is always zero, could be replaced by eight and gates (one per bit), but that's a special case. Otherwise: An AND gate is not a multiplexor!! Don't forget this.

Please study this solution until you get a strong it-all-makes-sense-now feeling.

Problem 4: The output of the first module below is the sum of two quotients; the values on the inputs and output are integers. Complete the second module so that it performs the same operation as the first one, but produces an output after several clock cycles. The second module should use the instantiated divider. This divider produces an output two clock cycles after its inputs change (it does not use start or ready signals). The second module should be coded so that when n or b changes the x output is set to the correct value within several cycles and the correct value is held until n or b change again. *Hint: A state variable can be a simple counter*.

```
(15 \text{ pts})
module qsums_comb(x,n,b);
   input [31:0] n, b;
   output [31:0] x;
   assign x = (n/b) + (n/(b+1));
endmodule
module qsums_seq(x,n,b,clk);
   input [31:0] n, b;
   input
                 clk;
   output [31:0] x;
                       // Output should remain valid if n and b don't change.
  reg [1:0]
                state;
                                     // Added in solution
  reg [31:0]
                                     // Added in solution
                q1;
  wire [31:0]
                q;
                                     // Added in solution
  wire [31:0]
                d1 = n;
                                     // Added in solution.
  wire [31:0]
                d2 = b + state[1]; // Added in solution.
   // Use only one divider.
  div your_divider(q,d1,d2,clk); // q = d1/d2 after 2 cycles.
   // Code below part of solution.
  always @( posedge clk ) begin
     case( state )
       1: q1 = q;
       3: x = q + q1;
      endcase
     state = state + 1;
   end
endmodule
```

Problem 5: Answer each question below.

```
(a) Fill in the values for x below, any radix will do. (8 pts)
module misc();
  reg [7:0] x;
  reg [3:0] a, b, c;
  initial begin
     a = 4'h5;
     x = { 2'd1, 2'o0, a }; // x = 8'b01000101
     a = 4'b1010;
     b = 4'b0001;
     x = a & b;
                                 // x = 0
                                 // x = 1
     x = a && b;
     x = a < b ? a | b : a ^ b; // x = 4'b1011
     a = -3; b = 5;
     x = a < b;
                                // x = 0 (Unsigned comparison)
     c = 0;
     // Be careful.
     x = a == b == c;
                           // Explain this one: x = 1
                            // -3 == 5 == 0
                            // (-3 == 5 ) == 0
                            // ( 0 ) == 0
                             // 1
```

end

endmodule

(b) A single-level (flat) carry lookahead adder can produce a sum in just six gate delays, no matter the size of the numbers being added. Besides cost, why is the delay of six not a good measure of actual delay? (8 pts)

Because the gates the produce the propagate and generate signals would have a large fan out, and the gates that generate the carry signals would need lots of input. Gates like that would be slower than two-input gates each driving two or three inputs.

(c) Convert 0.75 and 0.375 to normalized binary scientific notation and then add them as floatingpoint hardware would. (The numbers do **not** have to be converted to IEEE 754.)(8 pts) Solution:

$$\begin{array}{l} 0.75_{10}=0.11_{2}=1.1\times2^{-1}\\\\ 0.375_{10}=0.011_{2}=1.1\times2^{-2}\\\\ 1.1\times2^{-1}+1.1\times2^{-2}=1.1\times2^{-1}+0.11\times2^{-1}=10.01\times2^{-1}=1.001\times2^{0}\end{array}$$

.

(d) Exponents in the IEEE 754 format are biased. What does that mean? In what other way might the exponent be represented? (8 pts)

It's a way of representing signed numbers. The exponent is the field value minus 127 (single) or 1023 (double). Two's complement could also be used.

(e) The ALU in the Patterson & Hennessey text and presented in class realizes three operations, addition, subtraction, and set less than (slt), all sharing an adder. How are the subtraction and set less than operations performed using the adder? (8 pts)

Subtraction is shared with the adder by inverting the bits of the "b" input and using 1 as a carry-in to the least significant BFA. Set less than is shared by doing subtraction and checking if the difference is negative.