01-1 Electronic Design Automation (EDA) 01-2 01-2 01-1 Hardware Description Languages Electronic Design Automation (EDA): (Short Definition) Hardware Description Language: The use of software to automate electronic (digital and analog) design. A language used for describing the structure of hardware or how the hardware should behave. Electronic Design Automation (EDA) (Longer Definition) Some Hardware Description Languages Electronic design in which A Hardware Programming Language (AHPL) the design is entered using design capture tools APL-like syntax. (APL was an early language for representing math.) or using a text editor and a hardware description language Developed at the University of Arizona. possibly consisting of "parts" from a vendor's library Used in Hill and Peterson's Digital Systems textbook. Not used in industry or in EE 3755 Fall 2001. the functionality of the design is verified by simulation the correctness, testability, and compliance of a design is checked by software and the design is converted to a manufactureable form using synthesis tools. 01-1 01-1 01-2 01-2 EE 3755 Lecture Transparency. Formatted 10:01, 23 January 2002 from lsli01 EE 3755 Lecture Transparency. Formatted 10:01, 23 January 2002 from lsli01. 01-3 01-3 01-4 01-4 Verilog Language Popularity Widely used in industry. Both Verilog and VHDL are widely used in industry. C-like syntax. (Many elements of the language are different from C.) VHDL is more refined. Developed by Gateway Design Automation in 1984, later bought by Cadence. Verilog has steeper learning curve than VHDL (can be learned more quickly than). Became IEEE standard 1364 in 1995. A newer version, Verilog 2000, should be approved by 2002. VHDL (VHSIC Hardware Description Language) Widely used in industry. Ada-like syntax. (Ada is a DoD-developed language for large embedded systems.) Developed as part of U.S. Department of Defense (DoD) VHSIC program in 1983 Became IEEE standard 1076 in 1987. Standard updated in 1993. 01-3 01-3 01-4 01-4 01-5 Design Flow 01-5 01-6 01-6 Simple Flow Step 1: Design Capture Design Flow: The steps used to produce a design. Using the back of an envelope or some other suitable medium develop a rough draft of the design. Simple Design Flow Using a text editor . . . Step 1: Design Capture ... write a Verilog description of the design. Step 2: Behavioral Verification Using a text editor write a Verilog description of a testbench used to test the design. Step 3: Synthesis and Timing Verification The testbench generates inputs for the design and verifies the design's outputs. 01-5 01-5 01-6 01-6 EE 3755 Lecture Transparency. Formatted 10:01, 23 January 2002 from lsli01 EE 3755 Lecture Transparency. Formatted 10:01, 23 January 2002 from lsli01. 01-7 01-7 01-8 01-8 Simple Flow Step 2: Behavioral Verification Simple Flow Step 3: Synthesis and Timing Verification Using synthesis programs . . . Using a simulator and waveform viewer check if design passes testbench tests generate design database. ... and if not, debug. Design database has information needed to fabricate the chip . . . Waveform Viewer: ... and to perform simulations with accurate timing. Sort of a virtual logic analyzer, used to view signals in any part of design. Re-simulate, and verify that timing is acceptable ... Simulator output includes messages generated by behavioral code if timing is not acceptable edit the Verilog structural description and repeat steps above. ... including "pass" or "fail" message produced by testbench. Using the Internet, E-mail design database and credit card number to fab. Using text editor fix bugs, and tune performance. After a few weeks, get parts back in mail. 01-7 01-7 01-8 01-8

01-9 01-9 01-10 01-10 Software Used in This Course Topics Covered in This Course Coding in Verilog. Workstation Labs: Mentor Graphics Using simulation, waveform viewers and similar tools. Programs available for simulation (Modelsim) and synthesis (Leonardo). How Verilog descriptions synthesize. Full versions of programs used in industry. Topics Not Covered in This Course Details of using synthesis programs. Writing testbenches. These are valuable topics, but there's no time. The curious might want to visit http://www.ece.lsu.edu/v/ (ECE Verilog Course). 01-9 01-9 01-10 01-10 EE 3755 Lecture Transparency. Formatted 10:01, 23 January 2002 from lsli01 EE 3755 Lecture Transparency. Formatted 10:01, 23 January 2002 from lsli01. 01-11 Synthesis Design Target 01-11 01-12 01-12 Gate Array: Design Target: A chip full of gates manufactured in two steps. The type of device to be manufactured or programmed. First generic layers containing gates are fabricated ... Synthesis programs generate output for a particular design target. ... but gates are not connected to each other. Design Targets Later, metal layers connecting gates are added. Programmable Logic Array (PLA): Designer using gate arrays specifies only metal layer. Chip that can be programmed (once) to implement a logic function. Since gates fabricated in advance time is saved. Usually programmed at the factory. Field-Programmable Gate Array (FPGA): PLAs might be used in prototypes or when only a few parts are needed. A chip full of logic whose connection and function can be programmed and later re-programmed. Application-Specific Integrated Circuit (ASIC): Not as fast as the other design targets. A fully custom chip. Usually the fastest design target, can have the most components. 01-11 01-11 01-12 01-12