00-1 EE 3755—Computer Organization Call Number 1711 (Spring 2002) URL: http://www.ece.lsu.edu/ee3755 Offered by: David M. Koppelman 349 EE Building 578-5482, koppel@ece.lsu.edu, http://www.ece.lsu.edu/koppel/koppel.html Tentative office hours: Mon 15:00-16:00; Wed 9:30-10:30; Tue & Thr 14:00-15:30. Should already know how to design with logic.	00-1	Prerequisite Logic desig Binary nun	Digital Logic II) or equivalent. by Topic	00-2
Will learn how to design a rudimentary computer. 00-1 EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from bili00.	00-1	00-2	EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from isli00.	00-2
00-3 Texts "Computer organization & design," David A. Patterson & John L. Hennessy ( uired). "Verilog HDL," Samir Palnitkar (Optional). Additional Verilog reference material on course Web page.	00-3 Re-			00-4
00-3 EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from Isli00.	00-3	00-4	EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from Isl00.	00-4

00-5	Short Course Outline	00-5	00-6 Detailed Course Outline	00-6
Hardware De	scription using Verilog		Digital Design Hardware Description Languages (HDLs)	
	y used language for designing digital hardware.		Designs for digital parts captured in a <i>HDL description</i> .	
Computer Ar How compu Integer and Will use Ver RISC Microp The basics of Computer Or Design hard	ithmetic ters add, subtract, multiply, and divide. floating-point. rilog to design circuits. rocessor Programming of programming an easy-to-program processor, MIPS.		<ul> <li>Designs for digital parts captured in a <i>HDL description</i>.</li> <li>Popular HDLs: Verilog, VHDL.</li> <li>An HDL description is fed to: <ul> <li>A simulator, to see what the design does.</li> <li>(Whether it does what it's supposed to do.)</li> </ul> </li> <li>A synthesis program, to prepare the design for fabrication or downloading. Chips may be fabricated using the synthesized description. The synthesized description might be downloaded to a special chip (FPGA).</li> </ul>	
1 nis materi	ai will be continued in EE 4720.			
00-5	EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from kili00.	00-5	00-6 EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from kell00.	00-6
		00-7	00-3 HDL Topics Covered Writing structural descriptions of hardware. Writing simple behavioral descriptions of hardware. Relationship between descriptions and synthesized hardware. HDL Topics Not Covered Less-common structural elements and delay specifiers. Much event- and delay-related behavioral code. Will not know enough to write a good <i>testbench</i> . Thorough HDL treatment may be given in other courses.	00-8
00-7	EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from Isli00.	00-7	00-8 EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from Islino.	00-8

00-9 HDL Software Used Host System ECE Sun systems.	00-9	00-10       Computer Arithmetic Topics       00-10         Integer arithmetic algorithms. (Mostly review).       Integer adder implementations.         ALU implementation.
Simulator Model Technology (Mentor Graphics) ModelSim SE Plus Synthesis Exemplar (Mentor Graphics) Leonardo Spectrum		Basic integer multiplication and division implementations. High-speed integer multiplier implementation. Floating-point representations. Floating-point arithmetic algorithms. Floating-point adder implementation.
00-9 EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from bili00.	00-9	00-10 EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from Isli00. 00-10
00-11 RISC Microprocessor Topics RISC Processor A type of processor that became popular in 80's. RISCs simple to program and to implement (design hardware for). Simplicity allows high-speed implementation. Carting in 80's all new major processors were RISCs (IA-64 covered in EE 4720)	00-11	00-12 RISC Families: MIPS: Ownership: Independent, then Silicon Graphics, now ??. PA (Precision Architecture): Ownership: Hewlett-Packard. SPARC: Ownership: Sun Microsystems / SPARC International. POWER, PowerPC: Ownership: IBM, Apple/IBM/Motorola. Alpha: Ownership: DEC, Compaq. MIPS used in Patterson & Hennessy text (and so used in class). SPARC used in ECE computers.
00-11 EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from bili00.	00-11	00-12 EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from Isli00. 00-12

00-13		00-13	00-14	Computer Organization Topics	00-14
Covered for the MI	PS processor.		Building a "Toy" MIPS Processors		
MIPS Processor org	anization:		Use Verilog.		
What machine-lang	guage programs can access.		Topics		
What machine-lang	guage instructions can do.		Functional Simulator: Simple Design, Inefficient Hardware		
MIPS Programming			M	ulticycle Hardwired Control	
Subset of instruction			M	ulticycle Microprogrammed Control	
Processors Covered	in Other Courses		Mate	erial continued in EE 4720.	
EE 3750 /3751: IA	-32 (Intel 80x86, Pentium)				
EE 4720: DLX, SP.	ARC, some IA-64 and other architectures.				
00-13	EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from Isli00.	00-13	00-14	EE 3755 Lecture Transparency. Formatted 9:54, 23 January 2002 from lsll00.	00-14