

Class Notes
for EE 7715

Part I

Instructor: Alex Skavantzos

The Carry Lookahead Adder


① or

Consider two n -bit binary numbers

$$A = (A_{n-1} A_{n-2} \dots A_1 A_0)_2$$

$$B = (B_{n-1} B_{n-2} \dots B_1 B_0)_2$$

One simple design of a binary adder is the ripple carry adder shown below:




The ripple carry adder shown above is a slow design. Its propagation delay is $n \times D_{FA}$ where D_{FA} is the propagation delay through a Full Adder (FA).

A faster design of a binary adder is the carry lookahead adder presented next. The following notations will be used in this handout:

- denotes AND operation
- + denotes OR operation
- \oplus denotes Exclusive-OR operation

Consider the stage i of two n -bit numbers of the addition (2) a



The truth table and logic equations of the Full Adder (FA) are shown below:

A_i	B_i	C_{i-1}	C_i	S_i
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$C_i = A_i \cdot B_i + C_{i-1} \cdot (A_i \oplus B_i)$$

$$S_i = A_i \oplus B_i \oplus C_{i-1}$$

The above truth table can be rewritten as shown below

A_i	B_i	C_i
0	0	0
0	1	C_{i-1}
1	0	C_{i-1}
1	1	1

Define the functions G_i and P_i as follows: (3a)

$$\boxed{\begin{aligned} G_i &= A_i \cdot B_i \\ P_i &= A_i \oplus B_i \end{aligned}} \quad (1)$$

The function G_i is called "carry generate" function and reflects the condition where a carry out is generated at the i th stage. The function P_i is called "carry propagate" function. This function P_i is true when the i th stage will propagate the incoming carry C_{i-1} to the next higher stage.

Using the expressions of G_i , P_i of equation (1), the logic equations for C_i and S_i of the previous page become

$$\boxed{C_i = G_i + C_{i-1} \cdot P_i} \quad (2)$$

$$\boxed{S_i = P_i \oplus C_{i-1}} \quad (3)$$

Repeatedly applying the recursive eqvt. (2) one gets the following set of carry equations in terms of the G_i 's, the P_i 's and the initial carry input C_{-1} :

$$c_0 = G_0 + c_{-1} \cdot P_0$$

$$c_1 = G_1 + c_0 \cdot P_1 = G_1 + G_0 \cdot P_1 + c_{-1} \cdot P_0 \cdot P_1$$

$$c_2 = G_2 + c_1 \cdot P_2 = G_2 + G_1 \cdot P_2 + G_0 \cdot P_1 \cdot P_2 + c_{-1} \cdot P_0 \cdot P_1 \cdot P_2$$

$$\begin{aligned} c_3 &= G_3 + c_2 \cdot P_3 = G_3 + G_2 \cdot P_3 + G_1 \cdot P_2 \cdot P_3 + G_0 \cdot P_1 \cdot P_2 \cdot P_3 \\ &\quad + c_{-1} \cdot P_0 \cdot P_1 \cdot P_2 \cdot P_3 \end{aligned}$$

⋮

⋮

⋮

⋮ ⋮ ⋮

$$\begin{aligned} c_{n-1} &= G_{n-1} + G_{n-2} \cdot P_{n-1} + G_{n-3} \cdot P_{n-2} \cdot P_{n-1} + \cdots + G_0 \cdot P_1 \cdot P_2 \cdots P_{n-1} \\ &\quad + c_{-1} \cdot P_0 \cdot P_1 \cdot P_2 \cdots P_{n-1} \end{aligned}$$

(4) α

The previous derivations form the basis for the design of the carry lookahead (CLA) adder. The block diagram below shows a carry lookahead (CLA) adder. (5)a




Fig 1: The block diagram of a CLA adder.

If

D_1 = propagation delay through the carry generate/propagate unit;

D_2 = propagation delay through the CLA unit;

D_3 = propagation delay through the summation unit

then the propagation delay through the above CLA adder is $D_1 + D_2 + D_3$.

There is a major problem when the n -bit CLA unit of figure 1 relies on implementing the set of equations (4). The problem is that as n becomes large, the number of inputs to the high-order gates in the CLA logic also becomes large. From equations (4), it can be seen that C_{n-1} (the carry out) relies on AND/OR logic, with the largest AND and OR gates requiring $n+1$ inputs. For large values of n , current technologies might not supply logic gates with such a large number of inputs.


The above problem can be solved by partitioning the adder into blocks. The situation is clarified by the presentation offered below.

- Block generate/block propagate

Consider, for example, a 16-bit addition decomposed into four 4-bit blocks as shown below.



→ go to next page



The above figure does not reflect any implementation but just shows the decomposition of the 16-bit addition into four blocks.

The new functions $G_0^*, G_1^*, G_2^*, G_3^*$ are the "block generate" functions of blocks 0, 1, 2, 3 respectively. The functions $P_0^*, P_1^*, P_2^*, P_3^*$ are the "block propagate" functions of blocks 0, 1, 2, 3.

- The function G_i^* is true when the carry out of the i th block is generated within the i th block itself.
- The function P_i^* is true when the carry in to the i th block is propagated through the entire i th block.

Expressions for $G_0^*, P_0^*, G_1^*, P_1^*$ follow:

$$G_0^* = G_3 + G_2 \cdot P_3 + G_1 \cdot P_2 \cdot P_3 + G_0 \cdot P_1 \cdot P_2 \cdot P_3$$

$$P_0^* = P_0 \cdot P_1 \cdot P_2 \cdot P_3$$

$$G_1^* = G_7 + G_6 \cdot P_7 + G_5 \cdot P_6 \cdot P_7 + G_4 \cdot P_5 \cdot P_6 \cdot P_7 \quad (8) \alpha$$

$$P_1^* = P_4 \cdot P_5 \cdot P_6 \cdot P_7$$

Similar expressions hold true for G_2^* , P_2^* , G_3^* , P_3^* .

Important Observation: As seen from the above expressions, the block generates G_i^* 's and block propagates P_i^* 's are functions of only the bit-level generate and propagate functions but do not depend on any carry-in.

Expressions for the carry outputs C_3 , C_7 , C_{11} , C_{15} follow. The carry outputs are expressed as functions of the block generate and propagate functions as well as C_{-1} (the carry-in).

$$C_3 = G_0^* + C_{-1} \cdot P_0^*$$

$$C_7 = G_1^* + G_0^* \cdot P_1^* + C_{-1} \cdot P_0^* \cdot P_1^*$$

$$C_{11} = G_2^* + G_1^* \cdot P_2^* + G_0^* \cdot P_1^* \cdot P_2^* + C_{-1} \cdot P_0^* \cdot P_1^* \cdot P_2^*$$

$$C_{15} = G_3^* + G_2^* \cdot P_3^* + G_1^* \cdot P_2^* \cdot P_3^* + G_0^* \cdot P_1^* \cdot P_2^* \cdot P_3^* \\ + C_{-1} \cdot P_0^* \cdot P_1^* \cdot P_2^* \cdot P_3^*$$

The previous discussions form the basis for the two-level carry lookahead (CLLA) adder. A 32-bit two-level CLA adder is shown by figure 2 on the next page.

9 a




Figure 2 Two-level carry lookahead adder with 32-bit word length arranged in an 8-by-4 configuration.

Explanation of figure 2

(10) a

Let D_1, D_2, D_3, D_4 be:

D_1 = worst case propagation delay through the carry generate/propagate unit.

D_2 = worst case propagation delay through a 4-bit BCLA unit.

D_3 = worst case propagation delay through the 8-bit CLA unit.

D_4 = worst case propagation delay through the summation unit.

- The inputs $A = A_{31} \dots A_0$, $B = B_{31} \dots B_0$ and $C_{-1} = C_{in}$ are available at time 0 (zero).
- The bit-level generates and propagates $G_0, \dots, G_{31}, P_0, \dots, P_{31}$ are available at time D_1 .
- The block generates and block propagates $G_0^*, \dots, G_7^*, P_0^*, \dots, P_7^*$ are available at time $D_1 + D_2$. Also, the correct c_0, c_1, c_2 are available at time $D_1 + D_2$.
- The carry outputs $c_3, c_7, c_{11}, c_{15}, c_{19}, c_{23}, c_{27}, c_{31} = C_{out}$ are available at time $D_1 + D_2 + D_3$.

(11) a

- The correct $C_4, C_5, C_6, C_8, C_9, C_{10}, C_{12}, C_{13}, C_{14}, C_{16}, C_{17}, C_{18}, C_{20}, C_{21}, C_{22}, C_{24}, C_{25}, C_{26}, C_{28}, C_{29}, C_{30}$ are available at time $D_1 + D_2 + D_3 + D_2$.
- The correct summation bits s_0, s_1, \dots, s_{31} are available at time $D_1 + D_2 + D_3 + D_2 + D_4$.
Thus, the worst case propagation delay through the entire 32-bit CLA adder of figure 2 is $D_1 + 2D_2 + D_3 + D_4$.

Question 1: Write the equations by which the carry generate/propagate unit computes G_{10} and P_7 .

Answer: $G_{10} = A_{10} \cdot B_{10}; P_7 = A_7 \oplus B_7$.

Question 2: Write the equations by which the appropriate BCLA unit computes P_3^* and G_3^* .

Answer: $P_3^* = P_{12} \cdot P_{13} \cdot P_{14} \cdot P_{15}$

$$G_3^* = G_{15} + G_{14} \cdot P_{15} + G_{13} \cdot P_{14} \cdot P_{15} + G_{12} \cdot P_{13} \cdot P_{14} \cdot P_{15}$$

Question 3: Write the equation by which the 8-bit CLA unit computes c_{15} (12) a

Answer:

$$c_{15} = G_3^* + G_2 \cdot P_3^* + G_1 \cdot P_2^* \cdot P_3^* + G_0 \cdot P_1^* \cdot P_2^* \cdot P_3^* \\ + c_{14} \cdot P_0^* \cdot P_1^* \cdot P_2^* \cdot P_3^*$$

Question 4: Write the equation by which the appropriate BCLA unit computes c_{22} .

Answer:





$$c_{22} = G_{22} + G_{21} \cdot P_{22} + G_{20} \cdot P_{21} \cdot P_{22} + c_{19} \cdot P_{20} \cdot P_{21} \cdot P_{22}$$




Question 5: Write the equation by which the summation unit computes s_{12} .

Answer: $s_{12} = P_{12} \oplus c_{11}$


Minimum delay CSA trees

The figures below show several minimum delay CSA trees for adding k numbers and reducing them down to two; (S vector, C vector)







Using a CSA tree and a CPA add four 4-bit numbers $A = (a_3 a_2 a_1 a_0)_2$; $B = (b_3 b_2 b_1 b_0)_2$; $D = (d_3 d_2 d_1 d_0)_2$; $E = (e_3 e_2 e_1 e_0)_2$. On your design show the numerical example with $A = 1011$; $B = 1100$; $D = 1011$; $E = 1111$. (Show detailed design).



** Numbers in parentheses reflect the numerics example.

Using a CSA tree and a CPA add six 4-bit numbers $A = (a_3 a_2 a_1 a_0)_2$; $B = (b_3 b_2 b_1 b_0)_2$; $D = (d_3 d_2 d_1 d_0)_2$; $E = (e_3 e_2 e_1 e_0)_2$; $F = (f_3 f_2 f_1 f_0)_2$; $G = (g_3 g_2 g_1 g_0)_2$.

Show detailed design for your CSA tree.



Using a CSA tree and a CPA add nine 4-bit numbers $A; B; D; E; F; G; H; I$

J. Show detailed design for your CSA tree.

(3) U

