	.text						
	.globl	start					
	start:						
0x400000		addi	\$a0	\$zero	5	\$a0= <mark>5</mark>	
	LOOP:	addi	\$a1	\$zero	6	\$a1= <mark>6</mark>	
		add	\$s0	\$a0	\$a1	\$s0= <mark>b</mark>	
		sll	\$s0	\$s0	2	\$s0= <mark>2c</mark>	
		ori	\$a0	\$zero	Oxffff	\$a0=ffff	
		jal	LOOP			\$ra=	\$PC=400004
		nop				40001c	

Problem 1. write the register values after executing the following instructions.

Problem 2: Write a Machine code for the following instructions. (Hexadecimal format)

add \$7,\$8,\$9 addi \$7,\$8,5 0x01093820 0x21070005 Hint : opcode for add is 0 and func field is 0x20. opcode for addi is 8 .

Problem 3: Write MIPS program to print "*" character value of \$t1 times.

(if \$t1 value is 2, then print **: if \$t1 value is 3, then print ***, so on).. hint) data, text, global, system call,

Problem 4: Write MIPS program to count number of ones in register a0 and return the value in register v0.

POP_CNT :

Jr \$ra

Problem5: One way of making control signal is hardwired control.

5-1. What is the other way covered at the class?

5-2. What are the benefits of this over hardwired control?

Problem 6: compile the c code to the MIPS code.

for(i = 1; i < b; i = i + d) $x = x^{(x<1)}$;

register usage: b \$s8; d \$s9; i \$s10; x \$s11

Problem 7: Explain why loop unrolling makes the execution time shorter.

Problem 8: Performance of single cycle machine.

one program consists of 24% loads, 12%stores, 44% ALU instructions,18% branches and 2% jumps(Instruction mix).

Assume operation times for the major functional units are following: Memory units: 2 ns(nano seconds). ALU and adders: 2 ns.

Instruction	class	instruction	register	ALU	Data	Register	
		memory	read	operation	memory	write	total
ALU typ	be 2		1	2	0	1	6ns
Load	2		1	2	2	1	8ns
Store	2		1	2	2	0	7ns
Branch	2		1	2	0	0	5ns
Jump	2		0	0	0	0	2ns

Register file(read and write): 1ns.

1)What will the clock cycle for a single clock cycle machine?

A machine with a variable clock will have a clock cycle that varies between 2ns and 8ns.

2)What will the average time per instruction for multi cycle machine?

CPU clock cycle = 8*24% + 7 *12%+ 6*44%+ 5*18%+2*2%

sol).



Problem 9: Modify the circuit to do the BNE instruction.



Problem 10: Compute this branch target address: 0x400000: BNE \$r1,\$r2,12....

Sol) 0x400034

Problem 11: Compute execution time and CPI.

The Finite State Diagram has 10 states. state 0 takes 2 ns to finish.

Other states(state 1 to 9) take 2 ns to finish.

Instruction mix is following:

Memory access(LW and SW) is each 5%.

R-type is 70%.

BEQ is 10 %.

J is 10 %.

a)Compute single cycle CPI.

b)Compute multi cycle CPI.

c)Designers of new machine found out

new technology with 1 ns clock cycle and each state takes only(clock cycle should be multiple of 1ns)

0.9 ns except state 9 which takes 1.8 ns.

c-1) Compute single cycle CPI

c-2) Compute multi cycle CPI.

c-3) Designers found out a method to divide the state 9 into 2 states(the new 2 states, state 9-1 and state 9-2).

state 9-1 takes 1.1 ns.

state 9-2 takes 1.2 ns.

Is the performance better or worse?



sol) a) longest path..so..5 * 2ns = 10 ns.

b) LW 5 * 2 * 0.05 SW 4 * 2 * 0.05 R-type 4 *2 * 0.7 BEQ 3 *2 * 0.1 J 3*2*0.1

CPI = 5 * 2 * 0.05 + 4 * 2 * 0.05 + 4 * 2 * 0.7

+ 3 *2 * 0.1+ 3*2*0.1;

c) worse because to finish 9-1,9-2, we need 4ns.

Label	ALU control	SRC1	SRC2	Register control	Memory	PCWrite control	Sequencing
Fetch	Add	PC	#		Read PC	ALU	Seq
	Add	PC	#	Read			Dispatch 1
Mem1	Add	А	#				Dispatch 2
LW2					Read ALU		Seq
				Write MDR			Fetch
SW2					Write ALU		Fetch
Rformat 1	Func code	А	#				Seq
				Write ALU			Fetch
BEQ1	Subt	А	#			ALUOut- cond	Fetch
JUMP1						Jump address	Fetch

Problem 12: Fill the table for SRC2 column.

