


EE 3755, Fall 2002

Solutions of HW#6

1


1

EE 3755, Solutions of HW # 6



② This was done in class. See page 21 of handout entitled "Microprogram-Based Controllers". That page is repeated below.

Implementation of the function "g" needed for the branch microinstruction



3

3

Address in hex	Microinstruction in MICRAL
2000	$\rightarrow (1RC9J) / (2006).$
2001	$A = \overline{32T0}; B = 8T0, SP; OB = ADD; cin = 0;$ $MA \leftarrow OB.$
2002	$A = \overline{32T0}; B = 8T0, SP; OB = ADD; cin = 0; SP \leftarrow OB.$
2003	$B = AC; OB = B; MD \leftarrow OB.$
2004	WRITE.
2005	$\rightarrow (1000)$
2006	$B = 8T0, SP; OB = B; MA \leftarrow OB.$
2007	READ; $A = 32T1; B = 8T0, SP; OB = ADD;$ $cin = 0; SP \leftarrow OB.$

For the above I assumed that the microcode responsible for step 100 starts at ROM address 1000 hex

The microcode in MICRAL responsible for step 77 is located in ROM addresses 2004 and 2005 hex; (look above). The microcode in binary is shown below.

ROM address in hex	Microinstruction in binary
2004	$0xx \underbrace{xxxxxx}_{\text{no target affected}} \underbrace{xxxxxx}_{\text{no target affected}} \underbrace{xxxxxx}_{\text{no target affected}} \underbrace{xxxxxx}_{\text{no target affected}} \underbrace{001100}_{\text{flags not clocked}} \underbrace{00000x}_{\text{flags not clocked}} \underbrace{xx01}_{\text{write}}$



(a) 100  $BBUS = (R0!R1!...!R31) * DCDA(IR[6:10]);$   
 $OBUS = BBUS; PC \leftarrow OBUS; \rightarrow (1)$

(b) 200  $BBUS = (R0!R1!...!R31) * DCDA(IR[6:10]);$   
 $OBUS = BBUS;$   
 $(R0!R1!...!R31) * DCDB(IR[11:15]) \leftarrow OBUS;$   
 $ZFF \leftarrow \sqrt{OBUS}; NFF \leftarrow OBUS[0]; \rightarrow (1).$

(c) 300  $ABUS = (16T0, IR[16:31]! \overline{16T0}, IR[16:31]) * (\overline{IR[16]}, IR[16]);$   
 $BBUS = (R0!R1!...!R31) * DCDA(IR[6:10]); cin = 0;$   
 $OBUS = ADD[1:32](ABUS; BBUS; cin);$   
 $(R0!R1!...!R31) * DCDB(IR[11:15]) \leftarrow OBUS;$   
 $CFF \leftarrow ADD[0](ABUS; BBUS; cin); ZFF \leftarrow \sqrt{OBUS};$   
 $NFF \leftarrow OBUS[0];$   
 $VFF \leftarrow (ABUS[0] \wedge BBUS[0] \wedge ADD[1](ABUS; BBUS; cin))$   
 $\vee (\overline{ABUS[0]} \wedge \overline{BBUS[0]} \wedge ADD[1](ABUS; BBUS; cin));$   
 $\rightarrow (1).$

⑥

①

400  $ABUS = (16T0, IR[16:31] \overline{!} 16T0, IR[16:31]) * (IR[16], IR[16])$ ;  
 $BBUS = (R0!R1! \dots ! R31) * DCDA(IR[6:10])$ ;  
 $cin = 0$ ;  $OBUS = ADD[1:32](ABUS; BBUS; cin)$ ;  
 $MA \leftarrow OBUS$ . "memory-address is stored in MA".

401  $ADBUS = MA$ ;  $read = 1$ ;  $MD \leftarrow DBUS$ . "read memory".

402  $ABUS = MD$ ;  $OBUS = ABUS$ ;  
 $(R0!R1! \dots ! R31) * DCDA(IR[11:15]) \leftarrow OBUS$ ;  
 $zff \leftarrow \sqrt{OBUS}$ ;  $nff \leftarrow OBUS[0]$ ;  $\rightarrow (1)$ .  
 "reg. specified by F2 is loaded with memory data".

②

500  $ABUS = IR$ ;  $OBUS = ABUS$ ;  
 $(R0[16:31]! R1[16:31]! \dots ! R31[16:31]) * DCDA(IR[11:15])$   
 $\leftarrow OBUS[16:31]$ ;  
 $\rightarrow (1)$ .

⑤

Instruction  $i$ :  $R7 \leftarrow R5 \oplus R7$   
 Instruction  $i+1$ :  $R5 \leftarrow R7 \oplus R5$   
 Instruction  $i+2$ :  $R7 \leftarrow R5 \oplus R7$