

EE 3755, Fall 2002

Solutions of HW#3

Solutions of HW#3,
EE 3755

①

①

- 1 $MA \leftarrow PC.$
- 2 $ADBUS = MA; MD \leftarrow DBUS; read = 1; PC \leftarrow INC(PC).$
- 3 $IR \leftarrow MD.$
- 4 $MA \leftarrow MD[4:15].$
- 5 $\rightarrow (\overline{IR[1]}) / (26).$ "go to step 26 if ADD, OR, AND, MVT, JPL, JEQ, JMP, JSR".
- 6 $\rightarrow (\overline{IR[0]} \vee \overline{IR[3]}) / (16).$ "go to step 16 if CLC, SEC, ROR, RTS, NOT".
- 7 $\rightarrow (\overline{IR[2]}) / (10).$ "go to step 10 if MULT".
- 8 $MD \leftarrow AC.$
- 9 $ADBUS = MA; DBUS = MD; write = 1; \rightarrow (1).$ } "execution of MVF".
- 10 $ADBUS = MA; MD \leftarrow DBUS; read = 1; R \leftarrow 16TO; d \leftarrow 0; CNT \leftarrow 4TO.$ "get multiplicand from memory and place it in MD. Initialize Booth algorithm".
- 11 $\rightarrow (\overline{AC[15]} \oplus d) / (15).$ "If 00 or 11 go to 15 to do shift"
- 12 $\rightarrow (\overline{AC[15]}) / (14).$ "If 10 go to 14 to do subtr."
- 13 $ABUS = MD; BBUS = R; cin = 0; OBUS = ADD[1:16](ABUS; BBUS; cin); R \leftarrow OBUS; \rightarrow (15).$ "add"
- 14 $ABUS = \overline{MD}; BBUS = R; cin = 1; OBUS = ADD[1:16](ABUS; BBUS; cin); R \leftarrow OBUS.$ "subtr".

↳ continues on next page

- 15 $R, AC, d \leftarrow R[0], R[0:15], AC[0:15];$
 $CNT \leftarrow INC(CNT); \rightarrow (1/CNT, \overline{1/CNT}) / (1, 11).$
 "shift and test counter"
- 16 $\rightarrow (IR[0]) / (25).$ "if instr. is NOT go to 25"
- 17 $\rightarrow (IR[2]) / (19).$ "if ROP or RTS go to 19"
- 18 $cff \leftarrow IR[3]; \rightarrow (1).$ "execute CLC, SEC"
- 19 $\rightarrow (\overline{IR[3]}) / (22).$ "go to step 22 if RTS"
- 20 $CNT \leftarrow DEC(IR[12:15]).$
- 21 $AC[0] \leftarrow cff; AC[1:15] \leftarrow AC[0:14];$
 $cff \leftarrow AC[15]; CNT \leftarrow DEC(CNT);$
 $\rightarrow (\sqrt{CNT}, \overline{\sqrt{CNT}}) / (1, 21).$ } "execution of ROP"
- 22 $MA \leftarrow SP$
- 23 $ADBUS = MA; MD \leftarrow DBUS; read = 1;$
 $SP \leftarrow INC(SP).$ } "execution of RTS"
- 24 $PC \leftarrow MD[4:15]; \rightarrow (1).$
- 25 $BBUS = \overline{AC}; OBUS = BBUS; AC \leftarrow OBUS;$ "execution of NOT"
 $zff \leftarrow \overline{\sqrt{OBUS}}; nff \leftarrow OBUS[0]; \rightarrow (1).$
- 26 $\rightarrow (IR[0]) / (29).$ "go to step 29 if JPL, JEQ, JNB, JSP"
- 27 $ADBUS = MA; read = 1; MD \leftarrow DBUS.$ "get operand from memory"

→ go to next page

(3)

28 $ABUS = MD; BBUS = AC; cin = 0;$
 $OBUS = (ADD[1:16](ABUS; BBUS; cin) \wedge ABUS \vee BBUS \wedge ABUS \wedge BBUS \wedge ABUS)$
 $* (\overline{IR[2]} \wedge \overline{IR[3]}, \overline{IR[2]} \wedge IR[3], IR[2] \wedge \overline{IR[3]}, IR[2] \wedge IR[3]);$
 $AC \leftarrow OBUS; cff * (\overline{IR[2]} \wedge \overline{IR[3]}) \leftarrow ADD[0](ABUS; BBUS; cin);$
 $zff \leftarrow \sqrt{OBUS}; nff \leftarrow OBUS[0];$
 $vff * (\overline{IR[2]} \wedge \overline{IR[3]}) \leftarrow (ABUS[0] \wedge BBUS[0] \wedge ADD[1](ABUS; BBUS; cin))$
 $\vee (\overline{ABUS[0]} \wedge \overline{BBUS[0]} \wedge ADD[1](ABUS; BBUS; cin));$

→ (1). "Steps 27, 28 show the execution of
ADD, OR, AND, MVT".

29 → (IR[2]) / (31). "Go to step 31 if JMP or JSR".

30 $PC * ((\overline{nff} \wedge \overline{IR[3]}) \vee (zff \wedge IR[3])) \leftarrow MA;$

→ (1). "execution of JPL, JEQ".

31 → (IR[3]) / (33). "go to step 33 if JSR".

32 $PC \leftarrow MA; \rightarrow (1)$. "execution of JMP".

33 $IR[4:15] \leftarrow MA.$

34 $MA \leftarrow DEC(SP); SP \leftarrow DEC(SP).$

35 $MD \leftarrow 4TO, PC.$

36 $ADBUS = MA; write = 1; DBUS = MD.$

37 $PC \leftarrow IR[4:15]; \rightarrow (1).$

} "steps 33, 34,
35, 36, 37
represent the
execution of
JSR".

Note: The above control sequence is not the most optimal one. You can definitely reduce the number of steps.

[2] Consulting with the bits $IR[5]$; ⁽⁴⁾
 $IR[6]$ and $IR[10]$ of the shift/rotate
 instruction, (see page 2 of appropriate
 handout), one gets the following
 AHPL code for step 61:

```

61 AC[0][0] ← (ACC[0]! ACC[1]! ACC[31]! cff! 0) *
    (IR[5] ∧ IR[6] ∧ IR[10], IR[10], IR[5] ∧ IR[6] ∧ IR[10],
    IR[5] ∧ IR[6] ∧ IR[10], IR[5] ∧ IR[6] ∧ IR[10]);
ACC[1:30] ← (ACC[0:29]! ACC[2:31]) * (IR[10], IR[10]);
ACC[31] ← (ACC[30]! ACC[0]! cff! 0) *
    (IR[10], IR[5] ∧ IR[6] ∧ IR[10],
    IR[5] ∧ IR[6] ∧ IR[10], IR[5] ∧ IR[10]);
cff * (IR[5] ∧ IR[6]) ← (ACC[31]! ACC[0]) *
    (IR[10], IR[10]);
SHC ← DEC(SHC);
→ (V/SHC, V/SHC) / (61, 100).
  
```

(5)

3

0 "same as before; see appropriate handout"

1 $BBUS = 8T0, PC$; $OBUS = BBUS$;

$MA \leftarrow OBUS[8:31]$; $shf \leftarrow 0$.

2 $ADBUS = MA$; $read = 1$; $MD \leftarrow DBUS$;

$ABUS = 32T1$; $BBUS = 8T0, PC$; $cin = 0$;

$OBUS = ADD[1:32](ABUS; BBUS; cin)$;

$PC \leftarrow OBUS[8:31]$.

3 $ABUS = MD$; $OBUS = ABUS$; $IR \leftarrow OBUS$

4 } "same as before; see appropriate
5 } handout".
6 }

7 $ABUS = MD[8], MD[8], MD[8], MD[8], MD[8], MD[8],$
 $MD[8], MD[8], 24T0$;

$BBUS = \overline{8T0}, 24T0$; $OBUS = ABUS \wedge BBUS$;

~~MD~~ $MD[0:7] \leftarrow OBUS[0:7]$; $\rightarrow (22)$.

8 "same as before"

9 $ABUS = MD$; $OBUS = ABUS$;

$MA \leftarrow OBUS[8:31]$.

10 "same as before"

⑥

11 $ABUS = MD; BBUS = 8T0, 1X; cin = 0;$
 $OBUS = (ABUS ! ADD[1:32](ABUS; BBUS; cin)) * \overline{(IRC6)}, IRC6);$

$MA \leftarrow OBUS[8:31].$

12 "same as before"

13 $ABUS = 8T0, MA; OBUS = ABUS;$
 $PC \leftarrow OBUS[8:31]; \rightarrow (1).$

14 "same as before".

15 $ABUS = 8T0, MA; OBUS = ABUS;$
 $IRC[8:31] \leftarrow OBUS[8:31]; \rightarrow (32).$

16 "same as before"

17 $BBUS = AC; OBUS = BBUS; MD \leftarrow OBUS.$

18 "same as before".

19 " " " " "

20 $ABUS = MD; BBUS = (32T1 ! \overline{32T0}) * \overline{(IRC3)}, IRC3);$

$cin = 0;$

$OBUS = ADD[1:32](ABUS; BBUS; cin);$

$MD \leftarrow OBUS; zff \leftarrow \overline{V/OBUS}; nff \leftarrow OBUS[0].$

21 "same as before".

(7)

22 " Same as the one shown on page 9 of the
handout entitled: First example computer:
Part (2)

30 } " Same as before; see appropriate handout"
31 }

32 $BBUS = 8T0, SP; ABUS = \overline{32T0}; cin = 0;$
 $OBUS = ADD[1:32](ABUS; BBUS; cin);$
 $MA \leftarrow OBUS[8:31]; SP \leftarrow OBUS[8:31].$

33 $BBUS = 8T0, PC; OBUS = BBUS; MD \leftarrow OBUS.$

34 } " Same as before; see appropriate
35 } handout"

50 } " Same as before; see appropriate
51 } handout"

52 $ABUS = (28T0, IRC[12:15] ! \overline{28T0, IRC[12:15]}) * (IRC[12], IRC[12]);$

$BBUS = (AC ! 8T0, IX ! 8T0, SP) * (\overline{IRC[12]}, IRC[12] \wedge \overline{IRC[13]}, IRC[12] \wedge IRC[13]);$
 $OBUS = (ABUS ! BBUS) * (IRC[10], \overline{IRC[10]});$
 $MD \leftarrow OBUS.$

53 " Same as before; see appropriate handout"

⑧

The steps 60, 61, 62 shown below are the ones responsible for the shift/rotate instructions. Explicit BUS-connections are shown. The way shifting/rotating is accomplished is by connecting AC to the BBUS, shift/rotate the BBUS, connect the shifted/rotated BBUS to the OBUS and target AC from the OBUS. The step 62 is new and the purpose of its existence will be explained after steps 60, 61 and 62 are presented.

```
60 ABUS = 27T0, IR[11:15]; BBUS = 32T0;
   cin = 0; OBUS = ADD[1:32](ABUS; BBUS; cin);
   SHC ← OBUS[27:31].
```

↳ steps 61, 62 on next page

(9)

61 BBUS = AC;
 OBUS[0] = (BBUS[0]! BBUS[1]! BBUS[31]! cff! 0)
 * (IRC5] ^ IRC6] ^ IRC10], IRC10],
 IRC5] ^ IRC6] ^ IRC10], IRC5] ^ IRC6] ^ IRC10],
 IRC5] ^ IRC6] ^ IRC10]);
 OBUS[1:30] = (BBUS[0:29]! BBUS[2:31]) *
 (IRC10], IRC10]);
 OBUS[31] = (BBUS[30]! BBUS[0]! cff! 0) *
 (IRC10], IRC5] ^ IRC6] ^ IRC10],
 IRC5] ^ IRC6] ^ IRC10], IRC5] ^ IRC10]);
 AC ← OBUS;
 cff * (IRC5] ^ IRC6]) ← (BBUS[31]! BBUS[0]) *
 (IRC0], IRC10]).

62 ABUS = 27T0, SHC; BBUS = 32T0; cin = 0;
 OBUS = ADD[1:32](ABUS; BBUS; cin);
 SHC ← OBUS[27:31];
 → (V/SHC, V/SHC) / (61, 100).

Some explanations follow on the next page.

Explanations: The reason why I used a ⁽¹⁰⁾ separate step 62 to be responsible for decrementing and testing SHC is because I assumed that the decrementation of SHC is performed by the adder of the ALU and the buses ABUS; BBUS and OBUS are involved. I assumed that the shift counter SHC is a connection to ABUS. If a dedicated decrementer was to be used for decrementing SHC in a way that the buses ABUS; BBUS; OBUS were not to be involved, then steps 61 and 62 could have been combined in one step.

The remaining steps 70 through 101 now follow

70 }
 71 } ... " Same as before; see appropriate
 72 } " " " " " " " "
 73 }
 74 }

75 BBUS = 8T0, SP; ABUS = $\overline{32T0}$; cin = 0;
 OBUS = ADD[1:32](ABUS; BBUS; cin);
 MA ← OBUS[8:31]; SP ← OBUS[8:31].

(11)

76 BBUS = AC; OBUS = BBUS; MD ← OBUS.

77 "same as before; see appropriate handout".

78 BBUS = 8T0, SP; OBUS = BBUS;
MA ← OBUS [8:31].

79 ADBUS = MA; read = 1; MD ← DBUS;
BBUS = 8T0, SP; ABUS = 32T1; cin = 0;
OBUS = ADD [1:32] (ABUS; BBUS; cin);
SP ← OBUS [8:31].

80 ABUS = MD; OBUS = ABUS; AC * $\overline{IR[8]}$ ← OBUS;
PC * IR[8] ← OBUS [8:31]; → (100).

100 "same as before"

101 ABUS = IR; OBUS = ABUS;
IR [0:15] ← OBUS [16:31]; shf ← 1;
→ (50).