


EE 3755, Spring 2003

Solutions of HW#6

EE 3755, Solutions of HW # 6


①

①



② This was done in class. See page 21 of handout entitled "Microprogram-Based Controllers". That page is repeated below.

Implementation of the function "g" needed for the branch microinstruction



3

3

Address in hex	Microinstruction in MICRAL
2000	→ (1R[97]) / (2006).
2001	A = 32T0; B = 8T0, SP; OB = ADD; cin = 0; MA ← OB.
2002	A = 32T0; B = 8T0, SP; OB = ADD; cin = 0; SP ← OB.
2003	B = AC; OB = B; MD ← OB.
2004	WRITE.
2005	→ (1000)
2006	B = 8T0, SP; OB = B; MA ← OB.
2007	READ; A = 32T1; B = 8T0, SP; OB = ADD; cin = 0; SP ← OB.

For the above I assumed that the micro-code responsible for step 100 starts at ROM address 1000 hex

The microcode in MICRAL responsible for step 77 is located in ROM addresses 2004 and 2005 hex; (look above). The microcode in binary is shown below.

ROM address in hex	Microinstruction in binary
2004	<p> $0xx \underbrace{xxxxxx}_{\text{no target affected}} \underbrace{xxxxxx}_{\text{no target affected}} \underbrace{xxxxxx}_{\text{no target affected}} \underbrace{001100}_{\text{flags not clocked}} \underbrace{00000x}_{\text{flags not clocked}} \underbrace{xx}_{\text{flags not clocked}} \underbrace{01}_{\text{write}}$ </p>

④ ⑤

① 100 $BBUS = (R0!R1! \dots !R31) * DCDA(IR[6:10]);$
 $OBUS = BBUS; PC \leftarrow OBUS; \rightarrow (1)$

② 200 $BBUS = (R0!R1! \dots !R31) * DCDA(IR[6:10]);$
 $OBUS = BBUS;$
 $(R0!R1! \dots !R31) * DCDA(IR[11:15]) \leftarrow OBUS;$
 $ZFF \leftarrow \sqrt{OBUS}; NFF \leftarrow OBUS[0]; \rightarrow (1).$

③ 300 $ABUS = (16T0, IR[16:31]! \overline{16T0}, IR[16:31]) * (\overline{IR[16]}, IR[16]);$
 $BBUS = (R0!R1! \dots !R31) * DCDA(IR[6:10]); cin = 0;$
 $OBUS = ADD[1:32](ABUS; BBUS; cin);$
 $(R0!R1! \dots !R31) * DCDB(IR[11:15]) \leftarrow OBUS;$
 $CFF \leftarrow ADD[0](ABUS; BBUS; cin); ZFF \leftarrow \sqrt{OBUS};$
 $NFF \leftarrow OBUS[0];$
 $VFF \leftarrow (ABUS[0] \wedge BBUS[0] \wedge \overline{ADD[1]}(ABUS; BBUS; cin))$
 $\vee (\overline{ABUS[0]} \wedge \overline{BBUS[0]} \wedge \overline{ADD[1]}(ABUS; BBUS; cin));$
 $\rightarrow (1).$

⑥

①

400 $ABUS = (16T_0, IR[16:31] \overline{!} 16T_0, IR[16:31]) * (IR[16], IR[16])$
 $BBUS = (R_0! R_1! \dots! R_{31}) * DCD(IR[6:10]);$
 $cin = 0; OBUS = ADD[1:32](ABUS; BBUS; cin);$
 $MA \leftarrow OBUS.$ "memory-address is stored in MA".

401 $ADBUS = MA; reqd = 1; MD \leftarrow DBUS.$ "read memory".

402 $ABUS = MD; OBUS = ABUS;$
 $(R_0! R_1! \dots! R_{31}) * DCD(IR[11:15]) \leftarrow OBUS;$
 $zff \leftarrow \sqrt{OBUS}; rff \leftarrow OBUS[0]; \rightarrow (1).$
 "reg. specified by R2 is loaded with memory data".

②

500 $ABUS = IR; OBUS = ABUS;$
 $(R_0[16:31]! R_1[16:31]! \dots! R_{31}[16:31]) * DCD(IR[11:15])$
 $\rightarrow (1),$ $\leftarrow OBUS[16:31];$

⑤

Instruction i: $R_7 \leftarrow R_5 \oplus R_7$
 Instruction i+1: $R_5 \leftarrow R_7 \oplus R_5$
 Instruction i+2: $R_7 \leftarrow R_5 \oplus R_7$