

EE 3755, ~~o~~ Spring 2003

Solutions of HW#4

EE 3755, [REDACTED] [REDACTED] [REDACTED] ①


Solutions of Homework # 4

① (a) Regarding a 32-bit arithmetic instruction with indirect addressing mode, the controller visits the steps 1, 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 14, 16, 19, 22. Therefore, the time required for completely handling the above instruction is $15 \times 10 \text{ ns} = 150 \text{ ns}$; (Recall that each visit over each step is of duration $10 \text{ ns} = \text{clock period}$)

(b) Regarding a couple of two-address 16-bit instructions located next to each other in the same memory word, the controller visits steps 1, 2, 3, 4, 50, 51, 52, 53, 100, 101, 50, 51, 52, 53, 100.

Therefore, the time required for completely handling the above mentioned couple of instructions is $15 \times 10 \text{ ns} = 150 \text{ nseconds}$.


2



** $D = DC[0], DC[1], DC[2], DC[3], DC[4], DC[5]$ = shift amount.
most signif. bit \uparrow least signif. bit.

3

③ One possible design is the one shown below:



The design shown by the figure above consists of six flip-flops named a; b; c; d; e; f. The input signal named "button" is the signal coming from the asynchronous push button and has a long duration (40 clock periods for example). The output of the circuit is the signal "g" which is synchronous to the clock and has a duration of 5 clock periods. The flip-flop "a" acts as a synchronizer while flip-flops b; c; d; e; f delay the signal "a" by 5 clock periods.

** If you wish, you can construct a timing diagram of the signals button; a; b; c; d; e; f; \bar{f} and g so that you understand how the above design operates.

(4)

4

a


$$\begin{array}{r}
 a_5 \ a_4 \ a_3 \ a_2 \ a_1 \ a_0 = A \\
 b_3 \ b_2 \ b_1 \ b_0 = B
 \end{array}$$

$$\begin{array}{r}
 a_5 b_0 \ a_4 b_0 \ a_3 b_0 \ a_2 b_0 \ a_1 b_0 \ a_0 b_0 \\
 a_5 b_1 \ a_4 b_1 \ a_3 b_1 \ a_2 b_1 \ a_1 b_1 \ a_0 b_1 \\
 a_5 b_2 \ a_4 b_2 \ a_3 b_2 \ a_2 b_2 \ a_1 b_2 \ a_0 b_2 \\
 a_5 b_3 \ a_4 b_3 \ a_3 b_3 \ a_2 b_3 \ a_1 b_3 \ a_0 b_3
 \end{array}$$


$$\text{Product} = P = \begin{array}{cccccccccc}
 P_9 & P_8 & P_7 & P_6 & P_5 & P_4 & P_3 & P_2 & P_1 & P_0
 \end{array}$$

The summands are the terms $a_i b_j$.
 P_9 is the most significant bit of the product while P_0 is the least significant bit

(5)



(6)



(c) Delay = $D_{AND} + (3 + 5)D_{FA} = D_{AND} + 8D_{FA}$.