

EE 3755, Spring 2003

HW#2 Solutions


EE 3755, ~~XXXXXXXXXX~~  
 HW # 2 Solutions ~~XXXXXXXXXX~~

①


1

- 1  $B \leftarrow A;$   
 $\rightarrow (\bar{a}) / (3).$
- 2  $A \leftarrow A[1:3], A[0];$   
 $\rightarrow (\bar{b}) / (2).$
- 3  $B \leftarrow x \oplus A; Z = A;$   
 $\rightarrow (4).$


2



3



4



3

5

MODULE:

MEMORY: B[3]

INPUTS: X[2]; a

OUTPUTS: z

1 B[0:1] ← X;

→ (a) / (3).

2 B ← B[2], B[0:1];

→ (1).

3 B[1] ← B[0] ∧ B[1].

4 B[2] ← B[1] ⊕ B[2];

→ (a, a) / (1, 2).

END SEQUENCE

z = B[2].

END.

6.4

(4)

In the description below P and R are 8-bit registers for storing the previous two X vectors (R is used for the oldest of the previous two vectors).

CNT is a 2-bit counting register to count 4 periods for  $z=1$  while d is a flip-flop to be set if

current X equals contents of P or R. The vector INC[2] is the 2-bit output of a 2-bit incrementer.

The following is a possible description (not the only one neither the most optimal)

MODULE: ...

MEMORY: P[8]; R[8]; CNT[2]; d

INPUTS: X[8]; ready.

OUTPUTS: z; ask.

UNITS: INC[2] <: INCREMENTER{2}.

1 ask = 1

2  $d \times \text{ready} \leftarrow \overline{V(X \oplus P)} \vee \overline{V(X \oplus R)}$ ;  
 $\rightarrow (\overline{\text{ready}}) / (2)$ .

3  $R \leftarrow P$ ;  $P \leftarrow X$ ;  $\text{CNT} \leftarrow zT0$ ;  
 $\rightarrow (2) / (1)$ .

4  $z = 1$ ;  $\text{CNT} \leftarrow \text{INC}(\text{CNT})$ ;

$\rightarrow (1/\text{CNT}, 1/\text{CNT}) / (1, 4)$ .

END SEQUENCE

END.

I can reduce the eight-step description into a three-step description. In the new description, the steps 2, 3, 4, 5, 6, 7 of the original description will combine in one step.

The following table can help in the reduction.

a	b	c	transfers
0	0	0	$q \leftarrow p; r \leftarrow p$
0	0	1	$q \leftarrow p; r \leftarrow p$
0	1	0	$q \leftarrow p; p \leftarrow r$
0	1	1	$q \leftarrow p$
1	0	0	$r \leftarrow q; p \leftarrow q$
1	0	1	$r \leftarrow q$
1	1	0	$p \leftarrow r$
1	1	1	no transfer

The reduced AHPL description follows

```

MODULE: EASY
MEMORY: P; q; r.
INPUTS: start; a; b; c.
OUTPUTS: y.

```


```

1  $\rightarrow (\overline{\text{start}}) / (y).$ 
2  $p \times (\bar{c} \wedge (a \vee b)) \leftarrow (r \cdot q) \times (b, a \wedge \bar{b});$ 
    $q \times \bar{a} \leftarrow p;$ 
    $r \times \bar{b} \leftarrow (p \cdot q) \times (\bar{a}, a).$ 
3  $y = 1;$ 
    $\rightarrow (y).$ 
END SEQUENCE
END.


```

We can't reduce to more less than three steps because we need one step to observe start, one step to complete clocked transfers and one step to create  $y=1$  for one clock period.

Design of controller



Design of data part:



8

⋮

25  $P \leftarrow s, t, q, r.$

26  $B * P[0] \leftarrow A \oplus C; D * (P[0] \wedge P[2]) \leftarrow A \oplus C \oplus D;$

$F * (P[0] \wedge \overline{P[3]}) \leftarrow (D \oplus E \wedge A \oplus C \oplus D \oplus E) * (\overline{P[2]}, P[2]);$

$\rightarrow (\overline{P[0]} \wedge \overline{P[1]}, \overline{P[0]} \wedge P[1]) / (28, 29).$

27 ...

28 ...


29 ...






9



a




b



c



d



10

- Our multiplier will consist of the following components:
- A 34-bit register A. The field  $A[0:16]$  (which is a 17-bit field) will be the field left of the multiplier field and will be initialized with zeros. The 16-bit field  $A[17:32]$  will be the multiplier field (it will be initialized with the multiplier). The field  $A[33]$  will be the dummy field (it will be initialized with zero).
  - A 16-bit register B to store the multiplicand.
  - A 3-bit counting register CNT to count the eight multiplication cycles.
  - A 3-bit combinational incrementer for incrementing the counter. The 3-bit output vector of the incrementer is named INC.
  - A 17-bit combinational adder with its 18-bit output vector named ADD. The leftmost line  $ADD[0]$  is going to be the carry out line so it is not going to be used.
  - A 3-to-8 decoder; (a decoder with a 3-bit input vector and an 8-bit output vector). The input to the decoder is going to be  $A[31:33]$  (the two rightmost bits of the multiplier field together with the dummy field). The 8-bit output vector of the decoder is named DCD.

A complete AHPL description including declarations follows.

MODULE: MULTIPLIER

INPUTS: X[16]; Y[16].

OUTPUTS: Z[32].

MEMORY: A[34]; B[16]; CNT[3].

CLUNITS: ADD[18] <: ADDER{17}; INC[3] <: INCREMENTER{3};  
DCD[8] <: DECODER{3}.

→ continues on next page

1  $A[0:16], A[33], CNT \leftarrow 21 TO; A[17:32] \leftarrow X; B \leftarrow Y.$

2  $A \leftarrow ((A[0], A[0], A[0:31])$

$! (ADD[1](arg1), ADD[1](arg1), ADD[1:17](arg1), A[17:31])) *$

$* (DCD[0](arg2) \vee DCD[7](arg2), \overline{DCD[0](arg2) \vee DCD[7](arg2)});$

$CNT \leftarrow INC(CNT); \rightarrow (A/CNT) / (2).$

3  $Z = A[1:32]; \rightarrow (1).$

END SEQUENCE

END

In the above the input arguments of the adder are

$arg1 = A[0:16]; ((B[0], B) ! (B, 0) ! (\overline{B}, 1) ! (\overline{B[0]}, \overline{B})) *$

$* (DCD[1](arg2) \vee DCD[2](arg2), DCD[3](arg2), DCD[4](arg2), DCD[5](arg2) \vee DCD[6](arg2));$


$DCD[4](arg2) \vee DCD[5](arg2) \vee DCD[6](arg2).$

The input argument of the decoder is

$arg2 = A[31:33].$


In the above expression for  $arg1$ ;  $B[0], B =$  sign extended multiplicand;  $B, 0 = 2 \times$  multiplicand;  $\overline{B}, 1 = 1's$  complement of  $(2 \times$  multiplicand);  $\overline{B[0]}, \overline{B} = 1's$  complement of sign extended multiplicand.


(b)



Controller

Data Part





II

13



MODULE: UNSIGNEDMULT  
MEMORY: A[32]; B[16]; CNT[4].

INPUTS: Same as before

OUTPUTS: Same as before

CLUNITS: Same as before

1 A[0:15] ← 16T0; rest of step 1 is the same as before

2 A ← ((0, A[0:30])! (ADD(A[0:15], B, 0), A[16:30])) \* (A[31], A[31]);

rest of step 2 is the same as before

3 Same as before

END SEQUENCE

END.

## Problem 12

MODULE: COMPLEX MULTIPLIER.

INPUTS: Q[16]; R[16]; S[16]; V[16].

OUTPUTS: P[32]; W[32].

MEMORY: A[33]; B[33]; C[32]; D[32]; E[32]; CNT[4].

CLUNITS: ADDA[17] <: ADDER {16};  
 ADDB[17] <: ADDER {16};  
 ADDC[33] <: ADDER {32};  
 INC[4] <: INCREMENTER {4}.

1  $A \leftarrow 16T0, S, 0$ ;  $B \leftarrow 16T0, V, 0$ ;  $CNT \leftarrow 4T0$ .

2  $A \leftarrow ((A[0], A[0:31])! (ADDA[1](arg1), ADDA[1:16](arg1), A[16:31]))$   
 $* (A[31] \oplus A[32], A[31] \oplus A[32]);$

$B \leftarrow ((B[0], B[0:31])! (ADDB[1](arg2), ADDB[1:16](arg2), B[16:31]))$   
 $* (B[31] \oplus B[32], B[31] \oplus B[32]);$

$CNT \leftarrow INC(CNT); \rightarrow (1/CNT) / (2).$

3  $C \leftarrow ADDC[1:32](A[0:31]; B[0:31]; 1).$

4  $A \leftarrow 16T0, V, 0$ ;  $B \leftarrow 16T0, S, 0$ ;  $CNT \leftarrow 4T0$ .

5 Same as step 2 except  $\rightarrow (1/CNT) / (5).$

6  $D \leftarrow ADDC[1:32](A[0:31]; B[0:31]; 0)$ ;  $E \leftarrow C$ ;  
 $\rightarrow (1).$

END SEQUENCE

$W = D$ ;  $P = E$ .

END.

(15)

In the previous

arg1 = A[0:15]; (Q!  $\bar{Q}$ ) \* ( $\overline{A[31]}$ , A[31]); A[31].

arg2 = B[0:15]; (R!  $\bar{R}$ ) \* ( $\overline{B[31]}$ , B[31]); B[31].

For the above design, A and B are 32-bit registers used for the Booth multiplications. The fields A[16:31] and B[16:31] are the multiplier fields, A[0:15] and B[0:15] are the fields left of the multiplier fields while A[32] and B[32] are the dummy fields. C is a 32-bit register where  $Q \times S - R \times V$  is stored temporarily. D is a 32-bit register where  $Q \times V + R \times S$  is stored while E is a 32-bit register clocked by the dsts of register C after step 6 is over. The 4-bit register CNT is a counting register counting the 16 Booth cycles. The CLUNITS ADDA and ADDB are 16-bit adders used for the Booth multiplications. The CLUNIT ADDC is a 32-bit adder responsible for the 32-bit additions  $Q \times S - R \times V$  and  $Q \times V + R \times S$ . The 4-bit incrementer is used for incrementing the counter.

Step 1 is responsible for initializing the multiplications  $Q \times S$  and  $R \times V$



(15a)



Step 2 is responsible for the Booth multiplications with multipliers  $S$  and  $V$  respectively and multiplicands  $Q$  and  $R$  respectively. I did not store the multiplicands  $Q$  and  $R$  in any register since  $Q$  and  $R$  do not change but only every 36 clock cycles. Step 3 is responsible for computing the difference  $Q \times S - R \times V$  which gets stored in register  $C$ .

Step 4 is responsible for initializing the multiplications  $Q \times V$  and  $R \times S$ . Step 5 is responsible for the Booth multiplications with multipliers  $V$  and  $S$  respectively and multiplicands  $Q$  and  $R$  respectively. Again,  $Q$  and  $R$  are not stored in any register for reasons explained above. Step 6 is responsible for computing the summation  $Q \times V + R \times S$  which gets stored in register  $D$ . Also the contents of register  $C$  ( $Q \times S - R \times V$ ) get transferred in register  $E$ .

The controller spends 1 clock cycle over step 1, 16 clock cycles over step 2, 1 clock cycle over step 3, 1 clock cycle over step 4, 16 clock cycles

156

over step 5 and 1 clock cycle over step 6 (totally  $1+16+1+1+16+1 = 36$  clock cycles). Thus, the registers D and E get updated once every 36 clock cycles and the outputs W and P change values every 36 clock cycles as well.



13

16

MODULE: DIVIDER

INPUTS: X[32]; Y[16].

OUTPUTS: R[16]; Q[16]; ovf.

MEMORY: A[32]; B[16]; c; CNT[4].

CLUNITS: ADD[17] &lt;: ADDER{16}; INC[4] &lt;: INCREMENTER{4}.

1  $c \leftarrow 1$ ;  $A \leftarrow X$ ;  $B \leftarrow Y$ ;  $CNT \leftarrow 4T0$ ; $\rightarrow (ADD[0](X[0:15]; \bar{Y}; 1)) / (3)$ .2  $c, A[0:15] \leftarrow ADD(A[1:16]; (B ! \bar{B}) * (c, c); c)$ ; $A[16:31] \leftarrow A[17:31], ADD[0](A[1:16]; (B ! \bar{B}) * (c, c); c)$ ; $CNT \leftarrow INC(CNT)$ ;  $\rightarrow (\overline{1/CNT}, 1/CNT) / (2, 4)$ .3  $ovf = 1$ ;  $\rightarrow (1)$ .4  $Q = A[16:31]$ ;  $R = (A[0:15] ! ADD[1:16](A[0:15]; B; 0)) * (c, \bar{c})$ ; $\rightarrow (1)$ .

END SEQUENCE.

END.

In the above description, A is the dividend register, B is the divisor register, c is the carry-out flip flop, CNT is a 4-bit counting register (used in counting 16 division cycles) while ADD is a 16-bit adder (the line ADD[0] is the carry-out line). The step 1 is responsible for initializing the engine. Also, step 1 is responsible for comparing X[0:15] with Y to determine if a division overflow is to occur. If  $(X[0:15]) \geq (Y)$  then the controller goes to step 3 to signal the occurrence of a division overflow. Else, the controller goes to step 2 and the 16 division-cycles take place. Step 4 is responsible for restoring the remainder (if needed) and for providing the quotient and the remainder to the output.

14

17


One possible solution is the following.

Let our floating point adder/subtractor consist of the following components:

- Two 32-bit registers A and B for storing the two input operands that enter through input parts X and Y and a 32-bit register C for storing the sum or difference before it becomes available through output port Z.
- One flip flop named "q" for storing the information provided by the input line "a" (the input line that indicates if an addition or a subtraction is to be performed).
- A combinational 8-bit magnitude comparator with its 3-bit output vector named COMPE used for comparing the two exponents.
- A combinational 23-bit magnitude comparator with its 3-bit output vector named COMPF used for comparing the two fractions. Such comparison is needed so that in the case of subtraction, the smaller fraction gets subtracted from the larger one.
- A combinational 23-bit adder with its 24-bit output vector named ADD used for adding/subtracting the fractions.
- A flip flop named "d" for storing the carry out of the addition of the fractions.
- An 8-bit incrementer INC and an 8-bit decrementeder DEC for incrementing or decrementing exponents.

- A flip flop named "ovf" to be set to 1 if an exponent overflow has occurred and a flip flop named "undfl" to be set to 1 if an exponent underflow has occurred.

The following figure explains the meaning of the outputs of the two magnitude comparators.



MODULE: FLPAWSUB

INPUTS: X[32]; Y[32]; a

OUTPUTS: Z[32]; r; s.

MEMORY: A[32]; B[32]; C[32]; q; d; ovf; undfl.

CLUNITS: ADD[24] <: ADDER{23}; INC[8] <: INCREMENTER{8};

DEC[8] <: DECREMENTER{8}; COMPE[3] <: COMPARATOR{8};

COMP F[3] <: COMPARATOR{23}.

1  $A \leftarrow X; B \leftarrow Y; q \leftarrow a$ . "Load Engine"

2  $(A[1:8] \wedge B[1:8]) * (COMPE[2](arg1), COMPE[0](arg1)) \leftarrow INC(arg2)$

$A[9:31] * COMPE[2](arg1) \leftarrow 0, A[9:30];$

$B[9:31] * COMPE[0](arg1) \leftarrow 0, B[9:30];$

$\rightarrow (COMPE[1](arg1), COMPE[1](arg1) \wedge q, COMPE[1](arg1) \wedge \bar{q}) / (2, 3, 5)$

"Increment corresponding exponent; right shift corresponding fraction; if exponents not equal go back to step 2; if exponents are equal and operation is addition go to 3; if exponents are equal and operation is subtraction go to 5."

3  $C[1:8] \leftarrow A[1:8]; C[0] \leftarrow 0$ ; "store common exp. in C[1:8].

store sign bit of sum in C[0].

The sign bit will be zero since initial operands were positive"

$d, C[9:31] \leftarrow ADD(A[9:31]; B[9:31]; 0)$ ; "Add two fractions and put result in d, C[9:31]."

$ovf \leftarrow ADD[0](A[9:31]; B[9:31]; 0) \wedge (1/A[1:8])$ .

"Exp. ovf will occur if common exp = 111111 and addition of fractions produced a carry out."

4  $(d, C[9:31]) * d \leftarrow 0, d, C[9:30];$

$C[1:8] * d \leftarrow INC(C[1:8]); \rightarrow (7)$

"Postnormalize if necessary and go to step 7."

5  $C[1:8] \leftarrow A[1:8]$ ; "store common exp. in  $C[1:8]$ ."

$C[9:31] \leftarrow \text{ADD}[1:23]((A[9:31] \wedge B[9:31]) * (\text{COMP}[2](qvs3), \text{COMP}[2](qvs3))) - (B[9:31] \wedge A[9:31]) * (\text{COMP}[2](qvs3), \text{COMP}[2](qvs3)); 1$ ;

"The adder performs  $(A[9:31]) - (B[9:31])$  if  $(A[9:31]) > (B[9:31])$  a fact dictated by  $\text{COMP}[2](qvs3)$  being zero. The adder performs  $(B[9:31] - A[9:31])$  if  $(A[9:31]) < (B[9:31])$ .

The carry out of such addition is ignored ( $\text{ADD}[0]$  is ignored)!"

$C[0] \leftarrow \text{COMP}[2](qvs3)$ . "The sign bit of the difference will be  $\text{COMP}[2](qvs3)$  and gets stored in  $C[0]$ ."

6  $\text{undfl} \leftarrow \overline{C[9]} \wedge (\sqrt{C[1:8]})$ ; "Exp. underflow is expected if  $(C[9])=0$  and the exponent  $(C[1:8])=00000000$ ."

$C[9:31] * \overline{C[9]} \leftarrow ((C[10:31], 0) \wedge 23 \tau 0) * (\sqrt{C[1:8]}, \sqrt{C[1:8]})$ ;

" $C[9:31]$  will be updated only if  $(C[9])=0$ . In this case if exponent underflow is not expected  $C[9:31]$  will be shifted left by one bit. Else if  $(C[9])=0$  and exponent underflow is expected, the field  $C[9:31]$  will be cleared (recall that in the case of exp underflow we force the result to be zero)"

$C[1:8] * \overline{C[9]} \leftarrow (\text{DEC}(C[1:8]) \wedge 8 \tau 0) * (\sqrt{C[1:8]}, \sqrt{C[1:8]})$ ;

"Similarly, the exponent part will be updated only if  $(C[9])=0$ . In this case the update will be the decremented by 1 value if no exp. underflow is expected while in case that exp. undfl. expected the field  $C[1:8]$  is cleared."

$C[0] * (\overline{C[9]} \wedge (\sqrt{C[1:8]})) \leftarrow 0$ ; "Clear sign flip flop  $C[0]$  if exp. underflow is expected"

~~...~~  
 $\rightarrow (\overline{C[9]} \wedge (\sqrt{C[1:8]})) / 6$ . ~~...~~

T r, s, Z = ovf, undfl, C ;  
→ (1).

21  
" output result together with  
the status of the overflow flags  
and go back to step 1".

END SEQUENCE

END

In the above APL description of the floating point  
adder/subtractor I included explanatory comments written  
within the various steps.

Also, the above solution is not the only one, neither  
is it the most optimal.

The input arguments of the exponent comparator COMPE  
are

$$\text{arg1} = A[1:8]; B[1:8]$$

The input argument of the incrementer INC in step 2 is

$$\text{arg2} = (A[1:8] \neq B[1:8]) * (\text{COMPE}[2](\text{arg1}), \overline{\text{COMPE}[2](\text{arg1})}).$$

The input arguments of the fraction comparator COMPF  
are

$$\text{arg3} = A[9:31]; B[9:31].$$