

EE 2720

Handout #21

- Propagation delay:

Propagation delay through a logic circuit is the time it takes for a change at the inputs to produce a change at the outputs.

Note: Propagation delays when outputs change from Low to High may differ from when they change from High to Low.

Example 1: Consider the logic circuit of fig. 1 below. If the propagation delay through a inverter is $t_1 = 1 \text{ nsec}$, the propagation delay through a 2-input AND gate is $t_2 = 2 \text{ nsec}$, the propagation delay through a 3-input AND gate is $t_3 = 3 \text{ nsec}$, the propagation delay through a 2-input OR gate is $t_4 = 2 \text{ nsec}$ and the propagation delay through a 3-input OR gate is $t_5 = 3 \text{ nsec}$, what is the worst case propagation delay through the circuit of fig. 1?




Fig 1: A logic circuit

(2)

Answer: The worst case propagation delay through the circuit of fig.1 is t where t is
 $t = t_1 + t_3 + t_5 + t_4 =$ delay through longest path
 $= (1 + 3 + 3 + 2) \text{ nsec} = 9 \text{ nsec.}$

Note: In the above, nsec means nanosecond $= 10^{-9} \text{ second.}$

Timing diagrams:

Timing diagrams illustrate the logical behavior of the signals in a digital circuit as a function of time.

Example 2: Consider the 2-input AND gate shown in figure 2




Fig. 2: A 2-input AND gate.

Suppose that the propagation delay though the above 2-input AND gate is $t = 2 \text{ nsec.}$

Given the timing diagrams of the inputs A and B provided in figures 3 and 4 on the next page, provide a timing diagram for the output X of the AND gate.

→ Answer on next page →

Answer

③




Fig. 3: Timing diagram for A

time in
nsec




Fig. 4: Timing diagram for B

time in
nsec.




Fig. 5: Timing diagram for X

time in
nsec.

• Combinational Programmable Logic Devices (PLDs):

Historically, the first Programmable Logic Devices (PLDs) were the programmable logic arrays (~~PLAs~~ PLAs).

A PLA is a combinational,

(4)

two-level AND-OR device that can be programmed to realize any sum-of-products logic expression, subject to the size limitations of the device. Limitations are:

- The number of inputs (n).
- The number of outputs (m).
- The number of product terms (p).

We can describe such a device as "an $n \times m$ PLA with p product terms". In general, p is much less than the number of n -variable minterms which is 2^n . Thus, a PLA cannot perform arbitrary n -input, m -output logic functions. Its usefulness is limited to functions that can be expressed in sum-of-products form using p or fewer product terms. An $n \times m$ PLA with p product terms contains p $2n$ -input AND gates and m p -input OR gates. All AND gates (the AND array) and all OR gates (the OR array) are programmable; (not fixed).

Figure 6 on next page shows a 3×3 PLA with 6 product terms before programming it.

(5)




Fig.6: A 3×3 PLA with 6 product terms before programming it. The inputs to the PLA are a, b, c . The outputs are f, g, h . The inverters are internal.

In figure 6, the dashed lines indicate possible connections, not made yet. ⑥

Fig. 7 shows the PLA of fig. 6 programmed to implement f , g , h shown below:

$$f = a' \cdot b + a \cdot b \cdot c$$

$$g = a' \cdot b' \cdot c' + a \cdot b + b \cdot c$$

$$h = a' \cdot b' + c$$




Fig. 7. Implementation of three specific functions f , g , h using the PLA of Fig. 6. (It is a 3×3 PLA with 6 product terms). Solid lines indicate connections.

Note: The version of the diagram like the one of fig. 7 is rather cumbersome, particularly as the number of inputs and number of gates increase. Thus, rather than showing all the wires, only a single input line is usually shown for each gate, with *'s or dots shown at the intersection where a connection is made. This is shown in figure 8 below:




Figure 8: Simplified version of the ^h figure of the previous page.

Note: To further simplify the above figure, you can omit the AND and the OR gates and just show *'s or dots, for the connections.

• Programmable Array Logic Devices (PALs):

A special case of a PLA, and today's most commonly used type of PLD~~s~~ is the programmable array logic (PAL) device. Unlike a PLA, in which both the AND and the OR arrays are programmable, a PAL device has a fixed OR array. The first PAL devices were introduced in the late 1970s. The PALs are easier to program and less expensive than PLAs. On the other hand, since the OR array is fixed (not programmable), it is less flexible than the PLA.

Figure 9 on the next page (it does not fit here) shows a PAL implementing the logic functions w, x, y , where w, x, y are:

$$w = A \cdot B' \cdot C' + C \cdot D$$

$$x = A' \cdot B \cdot C' + A' \cdot C \cdot D + A \cdot C \cdot D' + B \cdot C \cdot D$$
$$y = A' \cdot C' \cdot D + A \cdot C \cdot D + A' \cdot B \cdot D.$$

The PAL of fig. 9 has four inputs, namely A, B, C, D , three outputs, namely w, x, y and 12 product terms (12 AND gates).

(9)




Fig. 9: Implementation of three specific functions W , X , Y using a 4-input, 3-output PAL device with 12 product terms; (12 AND gates). Reminder: The OR gates are fixed and programmable for a PAL. The AND gates

(10)

- Tristate elements:

A tristate element is like a programmable switch, that can sometimes act as open (open circuit), and sometimes as closed (short circuit). The logic symbol for a tristate element is shown in figure 10, while its truth table is shown in table 1. The tristate element has two inputs namely IN (which stands for data input) and EN (which stands for enable or control input) and one output named OUT (which stands for data output)





Fig-10: Logic symbol for a tristate element.

EN	IN	OUT
0	x	OPEN SWITCH; OUT and IN are isolated
1	0	0
1	1	1

Table 1: Truth table for a tristate element.

Representing the tristate element as a switch (open/closed), we have the fig. 11 of the next page.



$\text{OPEN SWITCH} = \text{open circuit}$

$\text{closed switch} = \text{short circuit}$
Here $OUT = IN$.

Figure 11: The tristate element modeled as a switch.

Note: When $EN=0$ (open switch), we say that the tristate element is found in the high impedance state or Z state.

So now, the truth table for the tristate element becomes the one shown in table 2.

EN	IN	OUT
0	X	Z or high impedance state
1	0	0
1	1	1

Table 2: Truth table for a tristate element showing the Z or high impedance state.

(12)

Buses:

A one-bit bus is a single bit line that is used to connect many one-bit source informations. One such arrangement is shown in figure 12 below.




Figure 12: A tristate bus.

Important note: ~~only~~ ^{one} ~~source~~ from S_0, S_1, \dots, S_{n-1} must be connected to the BUS. In other words, only one of $E_{N_0}, E_{N_1}, \dots, E_{N_{n-1}}$ must be 1 at a time and all others 0's.

Note: By having b copies of the arrangement of fig. 12 operating in parallel, we can transmit any b-bit information of m destinations. I guess I don't have to provide a figure for this.

Another way of implementing buses is 13.
by using an AND-OR implementation as shown
in figure 13 below:




Figure 13: AND-OR implementation of a BUS.

Again, here, it must be that only one of $EN_0, EN_1, \dots, EN_{n-1}$ must be 1 at a time and all others 0s, so that only one of S_0, S_1, \dots, S_{n-1} gets connected to the Bus.

Note: This is the end of EE 2720 materials. Enjoy your break !!